# International

P-Channel Verasatility

Fast SwitchingLow Drive CurrentEase of Paralleling

Compact Plastic Package

Excellent Temperature Stability


#### PD-96095

# IRF9Z30PbF

#### HEXFET<sup>®</sup> POWER MOSFET

#### **Product Summary**

Part Number	$V_{DS}(V)$	$R_{DSON}\left(\Omega\right)$	I <sub>D</sub> (A)
IRF9Z30PbF	-50	0.14	-18



#### Description

Lead-Free

Features

The HEXFET<sup>®</sup> technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistence combined with high transconductance and extreme device ruggedness.

The P-Channel HEXFETs are designed for applications which require the convenience of reverse polarity operation. They retain all of the features of the more common N-Channel HEXFETs such as voltage control, very fast switching, ease of paralleling, and excellent temperature stability.

P-Channel HEXFETs are intended for use in power stages where complementary symmetry with N-Channel devices offers circuit simplification. They are also very useful in drive stages because of the circuit versatility offered by the reverse polarity connection. Applications include motor control, audio amplifiers, switched mode converters, control circuit and pulse amplifiers.

	Parameter	Max.	Units	
V <sub>DS</sub>	Drain-to-Source Voltage ①	-50		
V <sub>DGR</sub>	Drain-to-Gate Voltage ( $R_{GS}$ =20K $\Omega$ ) $\odot$	-50	V	
V <sub>GS</sub>	Gate-to-Source Voltage	±20	1	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub>	-18		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub>	-11	А	
I <sub>DM</sub>	Pulsed Drain Current ©	-60	1	
$P_{D} @ T_{C} = 25^{\circ}C$	Max. Power Dissipation	74	W	
	Linear Derating Factor	0.59	W/°C	
I <sub>LM</sub>	Inductive Current, Clamped (L= $100\mu H$ ) See Fig. 14	-60	А	
I <sub>L</sub>	Unclamped Inductive Current(Avalanche Current) ③ See Fig. 15	-3.1		
TJ	Operating Junction and	55 10 1450		
T <sub>STG</sub>	Storage Temperature Range	-55 to + 150	°C	
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)	-	1	

#### **Absolute Maximum Ratings**

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.7	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	1.0		°C/W
$R_{ hetaJA}$	Junction-to-Ambient		80	

www.irf.com

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-50			V	$V_{GS} = 0V, I_D = -250\mu A$
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0		-4.0	V	$V_{DS} = V_{GS}, I_D = -250 \mu A$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	_		-500	nA	V <sub>GS</sub> = -20V
	Gate-to-Source Reverse Leakage			500	nA	$V_{GS} = 20V$
I <sub>DSS</sub>	Drain-to-Source Leakage Current	-		-250	μA	$V_{DS} = Max. Rating, V_{GS} = 0V$
				-1000	μΑ	$V_{DS} = Max. Rating x 0.8, V_{GS} = 0V, T_J = 125^{\circ}C$
I <sub>D(on)</sub>	On- State Drain Current ④	-18			Α	$V_{DS} > I_{D(on)} X R_{DS(ON)}$ (max)., $V_{GS} = -10V$
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		0.093	0.14	Ω	$V_{GS} = -10V, I_D = -9.3A$
g <sub>fs</sub>	Forward Transconductance	3.1	4.7		S	$V_{DS} = 2 X V_{GS}, I_{DS} = -9.0A$
C <sub>iss</sub>	Input Capacitance	_	900			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance	_	570		pF	$V_{DS} = -25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		140			<i>f</i> = 1.0MHz, See Fig.10
t <sub>d(on)</sub>	Turn-On Delay Time		12	18		$V_{DD} = -25V, ID = -18A, RG = 13\Omega, RD = 1.3\Omega$
t <sub>r</sub>	Rise Time		110	170		See Fig.16
t <sub>d(off)</sub>	Turn-Off Delay Time		21	32	ns	(MOSFET switching times are assentially independent
t <sub>f</sub>	Fall Time		64	96		of operating temperature)
Qg	Total Gate Charge (Gate -Source Plus Gate-Drain)		26	39		VGS = -10V, ID = -18A, V <sub>DS</sub> = 0.8 Max. Rating
Q <sub>gs</sub>	Post-Vth Gate-to-Source Charge		6.9	10	nC	See Fig.17 for test circuit (Gate charge is essentially
Q <sub>gd</sub>	Gate-to-Drain Charge		9.7	15		independent of operating temperature.)
L <sub>D</sub>	Internal Drain Inductance					Measured from the drain Modified MOSFET symbol
			4.5			lead, 6mm (0.25 in.) from showing
						package to center of die. the internal
Ls	Internal Source Inductance				nH	Measured from the source device
			7.5			lead, 6mm (0.25 in.) from inductances.
						package to source bonding pad.

#### Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

#### Source-Drain Diode Ratings and Characteristics


	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			-18		MOSFET symbol
	(Body Diode)			-10	А	showing the
I <sub>SM</sub>	Pulsed Source Current			-60	A	integral reverse
	(Body Diode) ③			-00		p-n junction rectifier.
$V_{SD}$	Diode Forward Voltage <sup>(2)</sup>			-6.3	V	$T_J = 25^{\circ}C, I_S = -18A, V_{GS} = 0V$
t <sub>rr</sub>	Reverse Recovery Time	54	120	250	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = -18A
Q <sub>rr</sub>	Reverse Recovery Charge	0.20	0.47	1.1	μC	di/dt = 100A/µs
T <sub>on</sub>	Forward Turn-on Time	Intrinsi	c turn-o	n time	is negli	gible. Turn-on speed is substantially controlled by $L_{S}$ + $L_{D}$ .

Note:

① T<sub>.1</sub> = 25°C to 150°C

i j = Lis (100 For the line (100 For the line) is (100 For the line) in the line (100 For the line) is (100 For the line) in the line (100 For the line) is (100

# International








Fig. 2 — Typical Transfer Characteristics






Fig. 3 — Typical Saturation Characteristics



www.irf.com

# International **ICOR** Rectifier






Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage





Fig. 9 — Normalized On-Resistance Vs. Temperature

www.irf.com

# International



V<sub>DD</sub> = 0.5 BVDSS EC = 0.75 BVDSS


Fig. 14a — Clamped Inductive Test Circuit

Fig. 14b — Clamped Inductive Waveforms

ЕC

www.irf.com

# International




The data shown is correct as of April 15, 1987. This information is updated on a quarterly basis; for the latest reliability data, please contact your local IR field office.

International **TOR** Rectifier

### **TO-220AB** Package Outline

Dimensions are shown in millimeters (inches)



1,-	DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994	
2	DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].	
3 -	LEAD DIMENSION AND FINISH LINCONTROLLED IN LT	

4, -

LEAD DIMENSION AND FINISH ONCONTROLLED IN LT. DIMENSION D, DT & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH STALL NOT EXCEED JODS (0.127) PER SIDE, THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

NOTES:

S١

A

A SECTION C-C & D-D

- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY. CONTROLLING DIMENSION : INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E, H1, D2 & E1 7. -8.-
- THERMIAL FAD COUND OF TOTAL INTIN DIMENSIONS LITIDZ & ET DIMENSION EZ ANTIDERINE ZONE WHERE STAMPING AND SINGULATION IRREGULARITES ARE ALLOWED. OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE. 9.-

OUTLINE,							
	DIMENSIONS						
	HES	INC	ETERS	MILLIM	YMBOL		
NOTES	MIN, MAX.		MAX.	MIN.			
	.190	.140	4.83	3.56	A		
	.055	.020	1.40	0.51	A1		
	.115	.080	2.92	2.03	A2		
	.040	.015	1.01	0.38	b		
5	.038	.015	0.97	0.38	ь1		
	.070	.045	1.78	1,14	b2		
5	.068	.045	1,73	1,14	b3		
	.024	.014	0.61	0.36	с		
5	.022	.014	0.56	0.36	c1		
4	.650	.560	16.51	14.22	D		
	.355	.330	9.02	8.38	D1		
7	.507	.460	12,88	11.68	D2		
4,7	.420	.380	10,67	9.65	Ε		
7	.350	.270	8.89	6.86	E1		
8	.030	-	0.76	-	E2		
	.100 BSC		2.54 BSC		е		
	BSC	.200	BSC	5.08	e1		
7,8	.270	.230	6,86	5,84	H1		
	.580	.500	14.73	12.70	L		
3	.250	-	6.35	-	L1		
	.161	.139	4.08	3,54	øP		
	.100 .135		3.42	2,54	Q		

LEAD ASSIGNMENTS

HEXFET GATE DRAIN SOURCE

IGBTs, CoPACK 1.- CATE 2.- COLLECTOR 3.- EMITTER

DIODES


1.- ANODE/OPEN 2.- CATHODE 3.- ANODE

### **TO-220AB Part Marking Information**

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789 ASSEMBLED ON WW 19, 2000 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free

VEW



Data and specifications subject to change without notice. This product has been designed and gualified for the Industrial market. Qualification Standards can be found on IR's Web site.

International **iser** Rectit er

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information. 03/2007 7

www.irf.com